stm32f1xx_it.c 6.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239
  1. /* USER CODE BEGIN Header */
  2. /**
  3. ******************************************************************************
  4. * @file stm32f1xx_it.c
  5. * @brief Interrupt Service Routines.
  6. ******************************************************************************
  7. * @attention
  8. *
  9. * Copyright (c) 2022 STMicroelectronics.
  10. * All rights reserved.
  11. *
  12. * This software is licensed under terms that can be found in the LICENSE file
  13. * in the root directory of this software component.
  14. * If no LICENSE file comes with this software, it is provided AS-IS.
  15. *
  16. ******************************************************************************
  17. */
  18. /* USER CODE END Header */
  19. /* Includes ------------------------------------------------------------------*/
  20. #include "main.h"
  21. #include "stm32f1xx_it.h"
  22. /* Private includes ----------------------------------------------------------*/
  23. /* USER CODE BEGIN Includes */
  24. #include "uart.h"
  25. /* USER CODE END Includes */
  26. /* Private typedef -----------------------------------------------------------*/
  27. /* USER CODE BEGIN TD */
  28. /* USER CODE END TD */
  29. /* Private define ------------------------------------------------------------*/
  30. /* USER CODE BEGIN PD */
  31. /* USER CODE END PD */
  32. /* Private macro -------------------------------------------------------------*/
  33. /* USER CODE BEGIN PM */
  34. /* USER CODE END PM */
  35. /* Private variables ---------------------------------------------------------*/
  36. /* USER CODE BEGIN PV */
  37. extern uint32_t adcCounter;
  38. /* USER CODE END PV */
  39. /* Private function prototypes -----------------------------------------------*/
  40. /* USER CODE BEGIN PFP */
  41. /* USER CODE END PFP */
  42. /* Private user code ---------------------------------------------------------*/
  43. /* USER CODE BEGIN 0 */
  44. /* USER CODE END 0 */
  45. /* External variables --------------------------------------------------------*/
  46. extern ADC_HandleTypeDef hadc1;
  47. extern UART_HandleTypeDef huart2;
  48. /* USER CODE BEGIN EV */
  49. /* USER CODE END EV */
  50. /******************************************************************************/
  51. /* Cortex-M3 Processor Interruption and Exception Handlers */
  52. /******************************************************************************/
  53. /**
  54. * @brief This function handles Non maskable interrupt.
  55. */
  56. void NMI_Handler(void)
  57. {
  58. /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  59. /* USER CODE END NonMaskableInt_IRQn 0 */
  60. /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  61. while (1)
  62. {
  63. }
  64. /* USER CODE END NonMaskableInt_IRQn 1 */
  65. }
  66. /**
  67. * @brief This function handles Hard fault interrupt.
  68. */
  69. void HardFault_Handler(void)
  70. {
  71. /* USER CODE BEGIN HardFault_IRQn 0 */
  72. /* USER CODE END HardFault_IRQn 0 */
  73. while (1)
  74. {
  75. /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  76. /* USER CODE END W1_HardFault_IRQn 0 */
  77. }
  78. }
  79. /**
  80. * @brief This function handles Memory management fault.
  81. */
  82. void MemManage_Handler(void)
  83. {
  84. /* USER CODE BEGIN MemoryManagement_IRQn 0 */
  85. /* USER CODE END MemoryManagement_IRQn 0 */
  86. while (1)
  87. {
  88. /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
  89. /* USER CODE END W1_MemoryManagement_IRQn 0 */
  90. }
  91. }
  92. /**
  93. * @brief This function handles Prefetch fault, memory access fault.
  94. */
  95. void BusFault_Handler(void)
  96. {
  97. /* USER CODE BEGIN BusFault_IRQn 0 */
  98. /* USER CODE END BusFault_IRQn 0 */
  99. while (1)
  100. {
  101. /* USER CODE BEGIN W1_BusFault_IRQn 0 */
  102. /* USER CODE END W1_BusFault_IRQn 0 */
  103. }
  104. }
  105. /**
  106. * @brief This function handles Undefined instruction or illegal state.
  107. */
  108. void UsageFault_Handler(void)
  109. {
  110. /* USER CODE BEGIN UsageFault_IRQn 0 */
  111. /* USER CODE END UsageFault_IRQn 0 */
  112. while (1)
  113. {
  114. /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
  115. /* USER CODE END W1_UsageFault_IRQn 0 */
  116. }
  117. }
  118. /**
  119. * @brief This function handles System service call via SWI instruction.
  120. */
  121. void SVC_Handler(void)
  122. {
  123. /* USER CODE BEGIN SVCall_IRQn 0 */
  124. /* USER CODE END SVCall_IRQn 0 */
  125. /* USER CODE BEGIN SVCall_IRQn 1 */
  126. /* USER CODE END SVCall_IRQn 1 */
  127. }
  128. /**
  129. * @brief This function handles Debug monitor.
  130. */
  131. void DebugMon_Handler(void)
  132. {
  133. /* USER CODE BEGIN DebugMonitor_IRQn 0 */
  134. /* USER CODE END DebugMonitor_IRQn 0 */
  135. /* USER CODE BEGIN DebugMonitor_IRQn 1 */
  136. /* USER CODE END DebugMonitor_IRQn 1 */
  137. }
  138. /**
  139. * @brief This function handles Pendable request for system service.
  140. */
  141. void PendSV_Handler(void)
  142. {
  143. /* USER CODE BEGIN PendSV_IRQn 0 */
  144. /* USER CODE END PendSV_IRQn 0 */
  145. /* USER CODE BEGIN PendSV_IRQn 1 */
  146. /* USER CODE END PendSV_IRQn 1 */
  147. }
  148. /**
  149. * @brief This function handles System tick timer.
  150. */
  151. void SysTick_Handler(void)
  152. {
  153. /* USER CODE BEGIN SysTick_IRQn 0 */
  154. /* USER CODE END SysTick_IRQn 0 */
  155. HAL_IncTick();
  156. /* USER CODE BEGIN SysTick_IRQn 1 */
  157. /* USER CODE END SysTick_IRQn 1 */
  158. }
  159. /******************************************************************************/
  160. /* STM32F1xx Peripheral Interrupt Handlers */
  161. /* Add here the Interrupt Handlers for the used peripherals. */
  162. /* For the available peripheral interrupt handler names, */
  163. /* please refer to the startup file (startup_stm32f1xx.s). */
  164. /******************************************************************************/
  165. /**
  166. * @brief This function handles ADC1 and ADC2 global interrupts.
  167. */
  168. void ADC1_2_IRQHandler(void)
  169. {
  170. /* USER CODE BEGIN ADC1_2_IRQn 0 */
  171. volatile static uint16_t adcData = 0;
  172. //__HAL_ADC_CLEAR_FLAG(&hadc1,ADC_FLAG_EOC);
  173. adcData = ADC1->DR;
  174. adcCounter++;
  175. /* USER CODE END ADC1_2_IRQn 0 */
  176. /* USER CODE BEGIN ADC1_2_IRQn 1 */
  177. /* USER CODE END ADC1_2_IRQn 1 */
  178. }
  179. /**
  180. * @brief This function handles USART2 global interrupt.
  181. */
  182. void USART2_IRQHandler(void)
  183. {
  184. /* USER CODE BEGIN USART2_IRQn 0 */
  185. usartInterrupt();
  186. /* USER CODE END USART2_IRQn 0 */
  187. /* USER CODE BEGIN USART2_IRQn 1 */
  188. /* USER CODE END USART2_IRQn 1 */
  189. }
  190. /* USER CODE BEGIN 1 */
  191. /* USER CODE END 1 */